Core War - определение. Что такое Core War
Diclib.com
Словарь ChatGPT
Введите слово или словосочетание на любом языке 👆
Язык:

Перевод и анализ слов искусственным интеллектом ChatGPT

На этой странице Вы можете получить подробный анализ слова или словосочетания, произведенный с помощью лучшей на сегодняшний день технологии искусственного интеллекта:

  • как употребляется слово
  • частота употребления
  • используется оно чаще в устной или письменной речи
  • варианты перевода слова
  • примеры употребления (несколько фраз с переводом)
  • этимология

Что (кто) такое Core War - определение

1984 VIDEO GAME
Core Wars; Corewars; CoreWars; CoreWars 8086; Corewar; Core wars; CoreWar; International Core War Society; Core war
  • Core War screenshot
Найдено результатов: 5781
Core War         
<games> (Or more recently, "Core Wars") A game played between assembly code programs running in the core of a simulated machine (and vicariously by their authors). The objective is to kill your opponents' programs by overwriting them. The programs are written using an instruction set called "Redcode" and run on a virtual machine called "MARS" (Memory Array Redcode Simulator). Core War was devised by Victor Vyssotsky, Robert Morris Sr., and Dennis Ritchie in the early 1960s (their original game was called "Darwin" and ran on a PDP-1 at Bell Labs). It was first described in the "Core War Guidelines" of March, 1984 by D. G. Jones and A. K. Dewdney of the Department of Computer Science at The University of Western Ontario (Canada). Dewdney wrote several "Computer Recreations" articles in "Scientific American" which discussed Core War, starting with the May 1984 article. Those articles are contained in the two anthologies cited below. A.K. Dewdney's articles are still the most readable introduction to Core War, even though the Redcode dialect described in there is no longer current. The International Core War Society (ICWS) creates and maintains Core War standards and the runs Core War tournaments. There have been six annual tournaments and two standards (ICWS'86 and ICWS'88). ["The Armchair Universe: An Exploration of Computer Worlds", A. K. Dewdney, W. H. Freeman, New York, 1988, ISBN 0-7167-1939-8, LCCN QA76.6 .D517 1988] ["The Magic Machine: A Handbook of Computer Sorcery", A. K. Dewdney, W. H. Freeman, New York, 1990, ISBN 0-7167-2125-2 (Hardcover), 0-7167-2144-9 (Paperback), LCCN QA76.6 .D5173 1990]. (1998-10-30)
International Core War Society         
<games, standard, body> (ICWS) The official standards body for Core War. (1996-02-16)
main store         
  • Diagram of a 4×4 plane of magnetic core memory in an X/Y line coincident-current setup. X and Y are drive lines, S is sense, Z is inhibit. Arrows indicate the direction of current for writing.
  • A 10.8×10.8 cm plane of magnetic core memory with 64 x 64 bits (4 Kb), as used in a [[CDC 6600]]. Inset shows ''word line'' architecture with two wires per bit
  • Close-up of a core plane. The distance between the rings is roughly 1 mm (0.04 in). The green horizontal wires are X; the Y wires are dull brown and vertical, toward the back. The sense wires are diagonal, colored orange, and the inhibit wires are vertical twisted pairs.
  • One of three inter-connected modules that make up an Omnibus-based PDP-8 core memory plane.  This is the middle of the three and contains the array of actual ferrite cores.
  • One of three inter-connected modules that make up an Omnibus-based (PDP 8/e/f/m) PDP-8 core memory plane.
  • One of three inter-connected modules that make up an Omnibus-based PDP-8 core memory plane.
  • [[Project Whirlwind]] core memory
  • Diagram of the [[hysteresis]] curve for a magnetic memory core during a read operation. Sense line current pulse is high ("1") or low ("0") depending on original magnetization state of the core.
PREDOMINANT FORM OF RANDOM-ACCESS COMPUTER MEMORY FOR 20 YEARS BETWEEN ABOUT 1955 AND 1975
Ferrite core memory; Ferrite-core memory; Core store; Magnetic-Core Storage; Ferrite ram; Magnetic core storage; Core Memory; Main store; Magnetic core memory; Core memory; Core memories
ferrite core memory         
  • Diagram of a 4×4 plane of magnetic core memory in an X/Y line coincident-current setup. X and Y are drive lines, S is sense, Z is inhibit. Arrows indicate the direction of current for writing.
  • A 10.8×10.8 cm plane of magnetic core memory with 64 x 64 bits (4 Kb), as used in a [[CDC 6600]]. Inset shows ''word line'' architecture with two wires per bit
  • Close-up of a core plane. The distance between the rings is roughly 1 mm (0.04 in). The green horizontal wires are X; the Y wires are dull brown and vertical, toward the back. The sense wires are diagonal, colored orange, and the inhibit wires are vertical twisted pairs.
  • One of three inter-connected modules that make up an Omnibus-based PDP-8 core memory plane.  This is the middle of the three and contains the array of actual ferrite cores.
  • One of three inter-connected modules that make up an Omnibus-based (PDP 8/e/f/m) PDP-8 core memory plane.
  • One of three inter-connected modules that make up an Omnibus-based PDP-8 core memory plane.
  • [[Project Whirlwind]] core memory
  • Diagram of the [[hysteresis]] curve for a magnetic memory core during a read operation. Sense line current pulse is high ("1") or low ("0") depending on original magnetization state of the core.
PREDOMINANT FORM OF RANDOM-ACCESS COMPUTER MEMORY FOR 20 YEARS BETWEEN ABOUT 1955 AND 1975
Ferrite core memory; Ferrite-core memory; Core store; Magnetic-Core Storage; Ferrite ram; Magnetic core storage; Core Memory; Main store; Magnetic core memory; Core memory; Core memories
<storage> (Or "core") An early form of non-volatile storage built (by hand) from tiny rings of magnetisable material threaded onto very fine wire to form large (e.g. 13"x13" or more) rectangluar arrays. Each core stored one bit of data. These were sandwiched between printed circuit boards(?). Sets of wires ran horizontally and vertically and where a vertical and horizontal wire crossed, a core had both wires threaded through it. A single core could be selected and magnetised by passing sufficient current through its horizontal and vertical wires. A core would retain its magnetisation until it was re-magnetised. The two possible polarities of magnetisation were used to represent the binary values zero and one. A third "sense" wire, passed through the core and, if the magnetisation of the core was changed, a small pulse would be induced in the sense wire which could be detected and used to deduce the core's original state. Some core memory was immersed in a bath of heated oil to improve its performance. Core memory was rendered obsolete by semiconductor memory. For example, the 1970s-era NCR 499 had two boards, each with 16 kilobytes of core memory. (1996-03-04)
Financial core         
BASIC COST PAYMENT BY NON-UNION MEMBERS FOR BASIC UNION REPRESENTATION
Financial core dues; Financial core member; Fi-Core; FiCore; Financial Core Status
Financial Core (also known as FiCore or Fi-Core) refers to a legal carve out that permits workers opposed to participating in a labor union to be employed under the benefits of a union's contracts without compelling them to be a member of that union.
Magnetic-core memory         
  • Diagram of a 4×4 plane of magnetic core memory in an X/Y line coincident-current setup. X and Y are drive lines, S is sense, Z is inhibit. Arrows indicate the direction of current for writing.
  • A 10.8×10.8 cm plane of magnetic core memory with 64 x 64 bits (4 Kb), as used in a [[CDC 6600]]. Inset shows ''word line'' architecture with two wires per bit
  • Close-up of a core plane. The distance between the rings is roughly 1 mm (0.04 in). The green horizontal wires are X; the Y wires are dull brown and vertical, toward the back. The sense wires are diagonal, colored orange, and the inhibit wires are vertical twisted pairs.
  • One of three inter-connected modules that make up an Omnibus-based PDP-8 core memory plane.  This is the middle of the three and contains the array of actual ferrite cores.
  • One of three inter-connected modules that make up an Omnibus-based (PDP 8/e/f/m) PDP-8 core memory plane.
  • One of three inter-connected modules that make up an Omnibus-based PDP-8 core memory plane.
  • [[Project Whirlwind]] core memory
  • Diagram of the [[hysteresis]] curve for a magnetic memory core during a read operation. Sense line current pulse is high ("1") or low ("0") depending on original magnetization state of the core.
PREDOMINANT FORM OF RANDOM-ACCESS COMPUTER MEMORY FOR 20 YEARS BETWEEN ABOUT 1955 AND 1975
Ferrite core memory; Ferrite-core memory; Core store; Magnetic-Core Storage; Ferrite ram; Magnetic core storage; Core Memory; Main store; Magnetic core memory; Core memory; Core memories
Magnetic-core memory was the predominant form of random-access computer memory for 20 years between about 1955 and 1975.
COSS         
BUSINESS MODEL FOR MONETIZING COMMERCIAL OPEN-SOURCE SOFTWARE
COSS; Commercial Open Source Software; Open core software; Open-core; Commercial open source; Commercial open source software; Open core
Coss         
BUSINESS MODEL FOR MONETIZING COMMERCIAL OPEN-SOURCE SOFTWARE
COSS; Commercial Open Source Software; Open core software; Open-core; Commercial open source; Commercial open source software; Open core
·noun A thing (only in phrase below).
II. Coss ·noun A Hindoo measure of distance, varying from one and a half to two English miles.
Open-core model         
BUSINESS MODEL FOR MONETIZING COMMERCIAL OPEN-SOURCE SOFTWARE
COSS; Commercial Open Source Software; Open core software; Open-core; Commercial open source; Commercial open source software; Open core
The open-core model is a business model for the monetization of commercially produced open-source software. Coined by Andrew Lampitt in 2008, the open-core model primarily involves offering a "core" or feature-limited version of a software product as free and open-source software, while offering "commercial" versions or add-ons as proprietary software.
COSS         
BUSINESS MODEL FOR MONETIZING COMMERCIAL OPEN-SOURCE SOFTWARE
COSS; Commercial Open Source Software; Open core software; Open-core; Commercial open source; Commercial open source software; Open core
Common Object Services Specification

Википедия

Core War

Core War is a 1984 programming game created by D. G. Jones and A. K. Dewdney in which two or more battle programs (called "warriors") compete for control of a virtual computer. These battle programs are written in an abstract assembly language called Redcode. The standards for the language and the virtual machine were initially set by the International Core Wars Society (ICWS), but later standards were determined by community consensus.